This paper describes how micro PASSIM, a GPSS based simulation system, was transported from the Apple II to the HP 9836.
i. INTRODUCTION AND OBJECTIVES
This paper describes how the micro PASSIM a GPSS based simulation system, developed by Barnett, (Barnett 1981) was transported to the Hewlett-Packard 9836 desktop computer and used to simulate an Ethernet Network Interface Unit (NIU).
PASSIM, which is based on GPSS, was developed at the University of British Columbia for use on a minicomputer (Uyeno 1980) . PASSIM was modified by Claude C. Barnett, Walla Walla College, to run on the Apple II microcomputer. The system he developed, micro PASSIM, was written in the Apple version of UCSD Pascal.
The NIU described in this paper is designed to llnk the Hewlett-Packard Instrumentation Bus (HPIB) (Hewlett-Packard 1979) , with Ethernet (Xerox 1980) . The NIU has its own micro processor and buffer memory. It also has dedicated processors that interface with the HPIB and the Ethernet.
TRANSPORTING MICRO PASSIM TO THE HP 9836
As stated above, one of the reasons, we chose to use micro PASSIM was that it was written in UCSD Pascal and the HP 9836 supports UCSD Pascal. Unfortunately, this did not mean that programs could be transported directly from the Apple to the HP.
The following describes the major differences between the two implementations.
Differences between Apple and HP Pascal
Some of the differences described in this section were eliminated by simply using the editor to replace one word with another.
Others required rewriting some blocks of code or moving code from one module to another. For some reason, unknown to the authors, several Keywords differ between the two implementations. In the Apple version 'USES' (Apple 1980) indicates that a procedure will reference variables or procedures from a separately compiled module. Also, when variables or procedures within a module are to be made available to external procedures, they must be declared following an 'INTERFACE' statement.
For the HP implementation 'USES' is replaced by 'IMPORT' (Hewlett-Packard 1982) and 'INTERFACE' is replaced by 'EXPORT'.
In addition, HP uses 'IMPLEMENT' rather than 'IMPLEMENTATION' to specify the code section that has previously been declared in an 'EXPORT' block. Apple Pascal has a feature which is not available on HP Pascal.
In Apple Pascal, code can be written in a compound statement following the 'INTERFACE' block.
This code is executed prior to the time the procedure is accessed by external routines.
This makes is possible to include initialization code within the 'INTERFACE' block. Since this feature was not available in HP Pascal, some initialization code had to be moved to the main line procedure.
The text, The Pascal Handbook, (Tiberghien 1981) is a good reference to the differences between a number of implementations of Pascal.
Non-standard Pascal Features in Micro PASSIM
Some non-standard features of Apple Pascal had to be modified to run on the HP version. The routines to read the system clock, to access the random number generator, and to detect a key press fell into this category.
All of these routines were rewritten for the HP implementation.
Extensions Available on the HP System
The HP implementation allows a larger range of values for integer type variables and has a much larger address space.
This makes it possible to develop much more complex models on the HP system without encountering range problems with variables. The large address space eliminates the need to break procedures into small segments in order to get them to compile.
It also allows more active transactions, mare model segments, and more variables since these are all memory size dependent.
The problems encountered transporting programs from Apple UCSD Pascal to HP UCSD Pascal demonstrate the need for standardization in high level languages.
Even two systems that are advertised as 'UCSD Pascal' have a significant number of differences that make the transporting of programs much more complicated than need be.
ADVANTAGES AND DISADVANTAGES OF MICRO PASSIM
Micro PASSIM has numerous features that make it a very useful simulation tool. Because it is interactive and easily extended to fit the application, it is very versatile.
As we know, however, there is no such thing as a 'free lunch'.
Both of these features come at the expense of increased program length and model development time.
Interactive Debugging with Micro PASSIM
The interactive nature of micro PASSIM makes debugging programs much easier than it is on batch systems using GPSS and most other common simulation languages.
The ability to halt the simulation run at any point in time is very useful while debugging a model. Once the simulation has been suspended, information about the model and the accumulated statistics can be displayed.
While the simulation is suspended, it is also possible to change the order in which transactions will be processed and the values of all model parameters.
This can also be helpful in validating the performance of the model. We found this extremely valuable for two reasons; first, it was possible to include rather complicated logic within the model to alter the flow of transactions through the model (see Figure 4) In summary, micro PASSIM models are longer and more difficult to write than those in GPSS but they can provide more information and are more convenient to modify and run.
DESCRIPTION OF THE NIU
In this section we describe the network interface unit (NIU) that is the subject of the simulation. The general function of the NIU is specified, followed by a description of its intended operating environment, an overview of its architecture, and then a description of how the NIU operates. The main function of the NIU is to allow a host (DTE) to communicate with a local area network (LAN).
The NIU provides layer I and 2 services of the ISO reference model for OSI (Tanenbaum 1981) .
Roughly speaking, the NIU has to pass packets (a stream of bytes delineated by a header and trailer) between the host and the LAN in both directions.
To carry out this function the NIU has to provide buffer space for packets destined from the host to the LAN as well as packets that are addressed to the host coming from the LAN. This buffering must be transparent both to the host and the LAN, thus the NIU must have the intelligence to manage buffer memory.
The NIU must provide error detection capability to ensure that faulty packets are not passed to the host. The NIU also has to recognize broadcast and multieast addresses, as well as to recognize and correctly respond to certain control packets.
Operating Environment
Figure I:' Network Interface Unit DIAGRAM (Intel 1983 , Intel 1982a .
It provides most of the functions of layers i and 2 of the OSI model including framing, error detection using the CCIT V.41 CRC polynomial, and single node, multicast, and broadcast addressing. The LCC uses a shared memory based architecture.
The 82586 and the CPU (the 80186 in Figure I ) communicate through a shared memory (the RAM in Figure I ) using chained fixed sized buffers to store the inbound/outbound packets.
The host is assumed to be a Hewlett Packard (HP) minicomputer capable of fairly high speed data transfer" (2M bits/sec) although any device capable of communicating via the Hewlett Packard Instrumentation Buss (HPIB) Protocol could serve as the host.
The LAN is assumed to be an Ethernet (Xerox 1980) capable of I0 M bits/sec data rate operating under the CSMA/CD control method (Xerox 1980) . The NIU is not directly attached to the LAN. There is a standard Ethernet transceiver (TCVR) located between the Ethernet coaxial transmission cable and the NIU.
The transceiver has the function of signal conversion as well as detecting the current state of the Ethernet and sensing other necessary electrical signals (Xerox 1980).
NIU Architecture
A block diagram of the major components of the NIU is given in Figure I .
The Intel 82586 is an intelligent local communication controller (LCC)
The Random Access Memory (RAM) is used as the buffer to store inbound/outbound packets until they are ready to be processed.
It consists of a fixed slze partition with one part storing packets bound from the host to the LAN (Transmit buffers) and the other part buffering packets being received from the LAN and bound for the host (Receive buffers).
The Backplane Interface Chip (BIC) is a standard HP communications product, capable of using the HPIB protocol.
Its purpose is to receive/send packets from/to the host.
The read only memory (ROM) contains the firmware that controls the operation of the NIU. The non-volatile random access memory (NOVRAM) is used to store NIU configuration information. The ROM and NOVRAM are not part of the simulation.
The NIU contains two separate busses as shown in Figure I : one is used for direct memory access (DMA) to/from the BIC, while the other is used to implement the shared memory architecture between the 82586 and the 80186 described above.
The
Intel IAPX 186 (80186 in Figure  I ) microprocessor (Intel 1982b ) is used to control all other components of the NIU.
It is a medium performance (8MHz) highly integrated 16 bit general purpose microprocessor. Its main functions include controlling the 82586 LCC and the shared memory space (RAM), (MG586), as well as carrying out direct memory access (DMA) transfers from the BIC to RAM (DMABM) and DMA from the R~M to the BIC (DMAMB).
Its other functions are of no concern to the simulation.
Ethernet transceiver and the Host are represented in the simulation simply as sources and sinks for the inbound and outbound packets to be processed by the NIU.
NIU Operation
In order to implement the functions described in Section 4.1, the NIU carries out the operations described below.
We will consider only the two main functions of the NIU:
transmit, transfer a packet from the host out over the LAN; and receive, transfer a correctly addressed, error-free packet received from the LAN to the host.
To transmit a packet, first the BIC sends an interrupt to the 80186, the interrupt service routine (ISR) in the 80186 initiates a DMA transfer to move the packet from the BIC to the transmit buffers (or tells the host to wait if no buffers are available), next the 80186 commands the 82586 to transmit this packet to the LAN (passing needed buffer address information), and finally the 82586 gets the packet from the transmit buffers and transmits it through the transceiver (TCVR) out over the LAN.
See Figure  4 for details.
To receive a packet, first the 82586 interrupts the 80186 to notify the beginning of packet reception, the 80186 ISR responds by initiating a DMA transfer of the packet into the receive buffers.
Next the 82586 logic checks the packet for errors and also to see if the whole packet was able to fit into the available receive buffers.
If an error-free complete packet has been received, the 80186 is notified of this (via an interrupt) and the ISR initiates a DMA transfer from the receive buffers to the BIC, which in turn sends the packet to the host.
If an incomplete or erroneous packet was received, the receive buffers are returned to the pool Of free buffers and the packet is counted as a lost packet.
This assumes that the layer 2 protocol ensures that the lost packet will be retransmitted by the sender after it times out for the lack of an acknowledgement.
DESCRIPTION OF THE NIU MODEL
In this section we describe the NIU simulation model.
Note that the designers of the NIU have nicknamed it the XXXXPEDE (XXXX = centi or milli) thus explaining the model name on the output. We will discuss the purpose of the simulation, assumptions and limitations, an overview of the model, the transaction flow diagram, the model core, the model template, and finally describe the development effort required to implement the model.
Purpose
The decision to build a simulation model before the design phase of the XXXXPEDE had been completed was made for at least the following reasons: to provide specific information about the choice of memory (RAM) size and memory partitioning parameters.
Model Assumptions
Since many XXXXPEDE design choices were still undecided when the simulation model was designed, and to allow for a reasonable size first version of the model, the following assumptions were used during model construction:
i. The buffer memory (RAM) is to be subdivided into two dedicated parts: receive buffers and transmit buffers.
2. Each of the above mentioned memory partitions consists of a pool of fixed size buffers (not necessarily of the same size for the two portions).
3. In case of contention between receive and transmit packets at any of the XXXXPEDE resources, the receive packet is to receive higher priority (since the host is easier to 'choke off').
4. If a receive packet cannot be correctly processed because of insufficient buffer space, it is considered lost, and scheduled for retransmisslon.
5. If a transmit packet cannot be correctly processed because of insufficient buffer space, then the host will be 'choked off' (using HPIB flow control) and the packet will be queued in the host's buffers.
6. Various packet size and processing delay parameters were specified as constants.
7. The packet stream from both sides consists of a mixture of continuous (file transfer) transmissions or of 'random' (burst mode) transmissions consisting of a specified mixture of 'short' and 'long' packets. The packet stream from the LAN can have a different mixture, packet length, and distribution parameters than the packet stream coming from the host.
8.
The internal busses of the XXXXPEDE are fast enough to handle all required DMA and control traffic, therefore bus contention does not have to be modeled.
9. The 80186 CPU is fast enough to handle its three main functions (manage the 82586, DMA from memory to BIC, DMA from BIC to memory) concurrently.
I. to provide the designers with some design guidelines,
Limitations
The first version of the model (the subject of this paper) suffers from the following limitations:
Note that our assumptions (Section 5.2) allow the 80186 to be modeled as three separate storages with dedicated functions. Also, our assumptions allow the omission of the XXXXPEDE internal busses from the storage llst. I.
2.
3.
4.
There are no packets generated that contain errors.
The possible unavailability of Ethernet (channel contention) is not included.
The overhead for the recognition of multlcast/broadcast addressed packets is not included in the model.
The possibility of packets that were transmitted from the Host to the LAN being lost is not included in the model.
The major model parameters are memory size, fraction of memory for receive and transmit buffers, LAN and host data rates, retry delay for lost packets, and several variables controlling packet sizes and packet stream mix (different for the host and the LAN), and bandwidth utilization for both the host and LAN.
This list is not exhaustive.
For a complete list of all model parameters, see Figure 3 . During an interactive simulation run, the user is allowed to change the values of any or all of these parameters.
5. The possibility of a collision and the subsequent use of the CSMA/CD exponential backoff algorithm is not included in the model.
6. There are other hardware/software details that are omitted from the model.
These limitations were acceptable because not enough hardware/firmware details were known during the model design phase, and also they allowed for an easier debugging/valldation phase.
On the other hand, the model was designed so that future expansion to remove some of the above limitations could be easily incorporated into more refined versions of the model.
Model Overview
The model consists of two segments.
One segment models the flow of transactions (packets) moving from the host to the LAN, while the other segment models the flow from the LAN to the host. Thus the model has two distinct transaction types which share some common storages.
The packet stream is generated by a user defined function, according to the specifications described in Section 5.2.
A nice feature of micro PASSIM is that it allows easy incorporation of user defined functions into the model. Note how Pascal statements are mixed with GPSS type blocks.
It is this flexibility that makes micro PASSIM a powerful simulation tool.
In order to get a complete executable model, every section of the 'template' model has to he completed.
The template contains the following sections: User Globals -model parameters, storages, and auxiliary variables,
The model time unit was decided to be a micro second.
The model uses the following storages (see Figure  I ): 
RESULTS OF NETWORK INTERFACE UNIT SIMULATION
This section presents a description of the statistics that were gathered when the model was run and a display of some of the data that was gathered from numerous runs of the simulation.
Micro PASSIM Result Printout
The accumulated statistics for the current run of the simulation can be displayed or printed whenever the micro PASSIM main menu is displayed on the screen.
The printout for a typical run is shown in Figure 5 .
Some of this information is similar to what you would see from a GPSS simulation.
The QUEUE statistics and STORAGE utilization fall into this category.
The portion of the output labeled 'PACKET STATISTICS', however is unique to the model we designed.
The statistics displayed here are ones that we felt would be useful for our purposes. We were responsible for generating the statistics and for displaying them in the format shown. Figure 6 shows how the model responded to various levels of Ethernet utilization.
Model Performance and Bus Utilization
In this figure, we chose to plot number of packets that had to be retransmitted, (Lost Packets), total data throughput, (Data Rate), and utilization of transmit and receive buffers, XMBUF, and RCBUF. For this figure, the buffer memory size was 8192 bytes, the BIC utilization was 0.40 and the ratio of receive to transmit buffers was 7:1.
The maximum data rate for the BIC was 2 M bits/sec and for the Ethernet was I0 M bits/sec for all the cases described in this section.
The figure shows one result which was expected; as the data rate of incoming packets from Ethernet approaches the maximum rate at which data can be transmitted to the BIC, the number of lost packets increases drastically. It also shows that the transmit buffers are utilized much more heavily than the receive buffers. This is due in part, to the fact that emptying receive buffers was given higher priority than emptying transmit buffers and therefore data tended to remain in transmit buffers for a much longer period of time.
The next graph, Figure 7 , shows how the model responded to changes in incoming packet rates from the host, BIC utilization.
This term is somewhat misleading because the NIU can halt the actual transmission of data from the host computer through the BIC by sending a 'not available' back to the host. Since this transmission from the host to the LAN can be choked off by the NIU, there is no significant increase in lost packed count and only a small increase in receive buffer utilization while transmit buffers utilization increases to nearly i00 percent.
Total data rate also increases and approaches the maximum of the BIC. Figure 8 shows how the NIU performs with various amounts of buffer memory from a minimum of 4096 bytes to a maximum of 32,768 bytes.
Model Performance and Buffer Memory Size
For this figure the Ethernet utilization was set to 0.18 and the BIC utilization to 0.40.
Two of the more interesting results that can be seen are that the data transfer rate remains constant and there is a linear decrease in receive buffer utilization as memory size increases.
Execution Time of Model
The execution speed of the simulation language is often quite important if a model is going to be run many times.
On the HP 9836, each run of 3 seconds of simulated time required about two minutes of real time.
In a typical run about 650 packets were transmitted from Ethernet and 1750 requests were generated from the Host. The micro PASSIM system has already proven itself to be a powerful simulation tool, but it does have room for improvement.
Some of the desirable expansions include graphics output, file input of various model configurations, the ability to run the system using command files, and the Implementation of more GPSS blocks.
The author of the micro PASSIM system is currently working on several of these enhancements.
In conclusion, the authors have found micro PASSIM to be a powerful, interactive, efficient, easy to customize, and 'infinitely' expandable simulation tool. •---. 
